Abstract-In this work, a novel quaternary algebra has been proposed that can be used to implement any quaternary logic function. Unlike other variants of quaternary algebra, this algebra is closely related to Boolean algebra and can be used to convert any binary function into quaternary without any significant modification. For this purpose, we have defined a set of quaternary operators and developed two ways to express any quaternary function mathematically.
III. QUATERNARY ALGEBRA
Quaternary algebra is defined as a set of operators and a set of values {0, 1, 2, 3} for any valid proposition. Quaternary digits {0, 1, 2, 3} can be imagined as 2-bit binary equivalents 00(absolute low), 01(intermediate low), 10(intermediate high),
11(absolute high)
. If the bits of the binary equivalent interchange their positions and still the quaternary state remains unchanged, then it is said to have binary symmetry; otherwise it is asymmetrical. It should be noted that both absolute states {0, 3} are symmetrical and both intermediate states {1, 2} are asymmetrical. A single quaternary digit is called a qudit when it is expressed as a number.
A. Classification of quaternary operators
There are several operators in the proposed quaternary algebra which are sufficient to describe any quaternary function. We classify these operators in two classes.
1) Fundamental Operators:
Fundamental operators are those selected operators that are sufficient to completely define the quaternary algebra and can be used to derive other operators.
2) Functional operators:
The functional operators are those operators that are described as the combination of two or more fundamental operators.
It will be shown later that functional operators can also be used to express any arbitrary quaternary function; the reason behind this classification lies in our consideration of generality and flexibility. In Section III-C, we will show three sets of operators, comprising of both fundamental and functional operators, each set being sufficient for expressing any quaternary function.
Among them, the operators offering the most flexible and wide range of applications are chosen as fundamental operators, and the rest are defined as their derivatives (functional operators). This will be discussed in more details in subsequent sections. 
B. Definition of quaternary operators
A quaternary digit can be expressed by two binary digits packed together using the following notion -
where a 1 and a 0 are the constituent bits of the quaternary digit A and the right side of (III-1) denotes the magnitude of A in decimal system. In general, the fundamental dyadic operators work like bitwise binary operators if the above notion is adopted -) , , , where F and f stands for similar quaternary and binary operators respectively. Similar notations exist for NOT and bitswap which will be shown later.
The above notation of expressing quaternary digits (operators) in terms of binary digits (operators) is called packed-binary representation of quaternary digits (operators).
The mathematical symbols and truth tables of all operators are shown in Table II . In Table II , some monadic/unary operators have different symbols from our earlier works [17] - [21] to improve readability and better type-setting; the symbol of outward inverter Â is changed to !A and the overhead symbol of bitswap Ã is changed to ~A. Most overhead symbols (except the overhead bar used for NOT) can only be extended within a limit, so when we need to apply them on a large expression, e.g.
bitswap of (A + B + C + D), the overhead symbols do not look very impressive.
Bitswap is the only fundamental operator that does not have any binary equivalent and is unique in this algebra; it swaps the two bits of the binary equivalent of the quaternary operand. It leaves the symmetrical numbers unchanged but inverts (i.e. NOT) the asymmetrical numbers, so this operator can also be defined in the following way- The outward inverter inverts the input just like the NOT, but after that it changes the asymmetrical values to nearest symmetrical values. So when the output of the NOT would be 2 or 1, in the case of the outward inverter, the value will be 3 or 0, respectively. The operator is named as outward or full inverter because it converts the output of the NOT to the nearest absolute state.
The inward inverter inverts the input just like the NOT; but after that, unlike the outward inverter, it changes the symmetrical values to nearest asymmetrical values. Therefore, when the output of the NOT would be 3 or 0, in the case of the inward inverter, the value will be 2 or 1, respectively. Together the inward and outward inverters are called functional inverters. These inverters may as well be used with other operators to form compound operators; some examples are the inward AND, the inward OR and the inward XOR where the inward inverter follows the AND, OR and XOR operators respectively. If we consider an outward inverter instead of the inward inverter in the above examples, then we get the outward AND, the outward OR and the outward XOR operators, respectively. The equality operator is defined as -
Using packed-binary representation, the functional inverters can be expressed as
From (III-7) and (III-8), it can be written that,
(III-10)
C. Sets of Operators Required to Express any Quaternary Function and the Selection of Fundamental Operators
There are three sets of operators in the proposed algebra, each of which is sufficient to express any quaternary function algebraically. These sets are listed below - From the above list, the first two sets are used in form-II and form-I of sum-of-products (SOP) expressions respectively. The third set can also be used as an alternative representation of form-I of SOP as shown in [15] , this will be discussed later (see Section V-D).
For the last two sets, each operator in the set is inexpressible in terms of other operators in the same set, which means no redundant operator is included in the sets. The first set is an exception because AND(OR) can be made using OR(AND) and NOT using De Morgan's law discussed in Section IV. Yet it is defined in this way for the most convenient implementation of form-II of SOP, because expressing AND(OR) using OR(AND) and NOT would be less efficient.
Another important reason for preferring the first set over the others is the fact that all operators in the first set have various properties that facilitate algebraic manipulation and simplification. De Morgan's law for the NOT operator, the distributive property of bitswap operator are two examples that are used widely to simplify many complex expressions. On the other hand, the equality operator is rather less flexible and we will show later that expressions containing the equality operator are often broken down in terms of the operators listed in the first set to facilitate simplification. Besides, the use of NOT and bitswap enables us to utilize the axioms of Boolean algebra and the existing techniques of binary logic design in the quaternary domain. For these reasons, the operators in the first set are chosen to be the fundamental operators and all other operators are described as their derivatives. Functional operators are derivatives as well, but since many of them already exist in the literature and are frequently used in this algebra, we consider it as functional operators, a secondary class of operators.
IV. FUNDAMENTAL PROPERTIES OF QUATERNARY ALGEBRA AND ITS OPERATORS
In this section we will present the fundamental properties of quaternary algebra. Then some very important properties of quaternary operators will be discussed. These properties are helpful to express and manipulate complicated functions algebraically to ensure efficient implementation.
A. Properties of Quaternary Algebra
The packed-binary representation of quaternary digits and operators show that all fundamental operators except the bitswap obey the axioms and properties of Boolean operators. Most of these properties have their dual forms, where AND and OR operators are interchanged, at the same time the constants are inverted via NOT. The properties given below show that our proposed logic satisfies all the requirements to be an algebra, as suggested by Huntington [22] .
1) Closure :
For every dyadic operator,
, which is evident from definition. For every unary operator, 3} 2, 1, {0, ) G( ∈ A .
2) Complement:
There exists a unary operator NOT for which the following properties are true-
3) Associativity:
B. Properties of Quaternary Operators

1) Bitswap operator distributes itself over AND and OR operators.
( )
2) NOT obeys the De Morgan's law, when applied to the output of OR or AND gates.
Using this property, NAD, OR and NOT operators can be expressed in terms of NAND/NOR operator alone.
(IV-8b)
The XOR and XNOR operators can be expressed in terms of NAND/NOR by using the above expressions of AND, OR and NOT.
3) Like NOT, outward inverter also obeys the De Morgan's law, when applied to the output of OR or AND gates.
4) There is no compact expression that can be used to express the distribution of inward inverter over AND or OR operators.
None of the above can be expressed in a form similar to
The above arguments indicate that there is no algebraic expression to expand the operation of inward inverter following the AND or OR operation.
5) The order of inward inverter and NOT can be reveresed.
6) The order of outward inverter and NOT can be reversed.
7) The order of bitswap and NOT can be altered.
8) The order of bitswap and inward inverter can be altered under certain condition, not generally.
( ) ( )
A is asymmetric.
9) The order of bitswap and outward inverter can be altered under certain condition, not generally.
This implies, ( ) ( )
10) The order of inward and outward inverters can never be reversed under any condition.
under any circumstances.
C. Theorems of Quaternary Algebra:
There are several theorems in the proposed quaternary algebra that are derived from the fundamental postulates of the algebra and properties of the operators. Here we present a list of theorems that are useful in algebraic operations -
1) The Law of Idempotency:
2) The Law of Absorption:
(IV-17)
3) The Law of Identity:
4) The Law of Complements with NOT:
5) The Law of Involution with NOT and bitswap:
6) The Law of Elimination with NOT:
7) The Law of Concensus with NOT:
8) The Law of Interchange with NOT:
V. EXPRESSION OF ARBITRARY FUNCTIONS IN QUATERNARY ALGEBRA
In this section, we will show the completeness of our proposed logic algebra by demonstrating that any arbitrary quaternary function can be expressed in terms of the operators described in Section II. We will demonstrate two forms of SOP (sum-ofproducts) to express any function.
To describe a set of quaternary variables, we will often use vector notation. For example, if a function F takes n inputs namely
. X n and gives a single output, then we write the variables in vector form as X = {X 1 , X 2 , X 3 , .... , X n } and the function is written as F(X). The boldfaced non-italic letter indicates a vector of operands or variables whose order must not be altered. Similarly F(X,Y) takes two such vector operands of same length and gives a single output. Like functions, operators can also handle vectors. Two such examples for a vector with length n are given below:
The left parts of (V-1) and (V-2) show the OR and AND applied on a vector, respectively. The other parts of both equations show their non-vectorized forms.
Apart from vectorizing operands, we may also vectorize a function or operator itself. Such functions/operators take one or more input vectors of same length and generate an output vector with same length. Such functions are identified in boldface.
Vectorization of operators can be understood from the context unambiguously. Some examples are given below- 
Here, right hand side of (V-7) is non-vectorized. On the left hand side, the AND operator is non-vectorized, but the OR operator is vectorized (note the symbols used here).
The above discussions on vectorized variables, functions and operators also apply to dyadic vectorized variables, functions and operators, respectively. In such cases, the vectorized variables and functions are written in small boldfaced letters.
A. Implementation of any function in quaternary algebra (Form-I of SOP):
Lemma 1: It is possible to generate a min-term with any value i.e. 1, 2 or 3 for a particular set of input values for a finite number of variables using only the equality and AND operators.
Proof: Let us consider a set of n variables X={X 1 ,
We have to define a function using the equality and AND operators, which works according to the following equation:
where D can be 1, 2 or 3. From the boundedness property of AND, we know that 3.D=D and 0.D=0. So we can define a function G(X,V) as follows:
Then we can write,
From the definition of equality operator and vectorization of function/operator, we can express G(X,V) in the following form-
Here, E(X,V) is the vectorized equality operator. If every element from X and V are equal, then we get G(X,V) = 3.
From (V-10), we can write
We call M D (X,V) a min-term for quaternary algebra with value D. If we set D = 3, then from (V-10), M 3 (X,V) = G(X,V).
Using this, we can call G(X,V) as the min-term for absolute high output.
In this derivation, both X and V are taken arbitrarily, so we can say that any min-term can be expressed with only the equality and AND operators which can generate a desired output value (1, 2 or 3) for a defined set of input values for a finite number of variables. ■
Lemma 2:
It is possible to implement any function using only equality, AND and OR operators.
Proof : Let us implement a function of n variables. The function has k 1 min-terms with value 1, k 2 min-terms with value 2 and k 3 min-terms with value 3. Using Lemma 1, we can express any function in the following form: 
From the compact expression in (V-13), it is clear that we need only OR to combine all min-terms containing only equality and AND. Thus, we can implement any function in the proposed algebra using only equality, AND and OR. ■ Eq. (V-13) defines an expression for sum-of-product (SOP) that can be used to implement arbitrary functions. We call it form-I of SOP. An example of form-I is given below by defining an arbitrary function -
Therefore, according to (V-13), we can write F(X,Y,Z) as follows:
B. Development of Form-II of SOP
From the definition of OR, we know 1 + 2 = 3. We can use it in (V-12) to decompose M 3 in two components:
. 
Now, let us write M i (X,V) and G(X,V) in packed-binary form:
From (V-10), we get the following relation:
Here, index i is also used as a quaternary variable. Now M 1 and M 2 can be written as
Using bitswap operator over (V-23),
Since both g 0 and g 1 are dyadic functions, we have effectively converted M 1 and M 2 into binary equivalent functions. Now, both g 0 and g 1 are functions of n quaternary variables, which are equivalent to 2n binary variables written in packedbinary form. In a quaternary SOP, we have multiple min-terms; but all min-terms will have either M 1 or M 2 terms. So this discussion is applicable for a complete SOP with finite number of min-terms. Using (V-22) and (V-24), we can get the binary equivalents of all such min-terms and vice versa. We will initially assume that all the inputs and outputs are expressed as binary equivalents. Then we can use any binary SOP generation and minimization technique to get g 0 and g 1 . Here, for demsontration, we use Karnaugh's mapping technique (K-map), but it is possible to use other techniques like expresso logic minimizer. Once g 0 and g 1 are obtained, the rest of the process to get quaternary SOP is same regardless of the binary SOP generation technique.
Let us separate the two constituent binary parts of the quaternary SOP as f 1 and f 0 , where,
Suppose we have k 1 + k 3 non-zero min-terms for f 0 from the K-map. Therefore, we can write terms + ; .1
Similarly, if we have k 2 + k 3 non-zero min-terms for f 1 from the K-map, then we can write terms + ; .1
Here g 0 and g 1 are vectors of binary minterms. Now, if Karnaugh's technique is to be used as binary logic minimizer, then another important issue is to arrange K-maps properly for calculating f 0 and f 1 . At first, we express all input variables in packed-binary representation. In this way, n quaternary variables turn into 2n binary variables. For these 2n variables, we create two K-maps; one for f 1 and the other for f 0 .
Once the maps are formed, we get f 1 and f 0 using the method described by Karnaugh. Then we transform f 1 and f 0 into quaternary terms using the process described below and get the final quaternary SOP.
According to (III-2), we can write
where a and b are arbitrary binary values or functions that are actually discarded when we AND ~F 1 with 2 or F 0 with 1.
Then from (V-25) and (V-26),
So we do not consider a or b when transforming f 1 and f 0 in to F, since we are getting only ~F 1 .2 or F 0 .1 in this process. The transformation from f 0 and f 1 to F is done using the following relations (Table III) . Here, X is any quaternary proposition and x 0 , x 1 are its component bits that appear in binary SOP. At first, we replace all binary entries from f 0 and f 1 with quaternary equivalents using the transformations given in Table III . Then, according to (V-31), merging the results with OR gives us the required quaternary SOP of form-II. From this, we also observe that in form-II SOP, any quaternary function can be implemented using AND, OR, NOT and bitswap operators only. 
Another important feature of form-II of SOP is that it can be used to directly convert a binary function into quaternary. If a binary system has 2m inputs and 2n outputs, these 2m inputs can be grouped as m quaternary inputs. Then we can directly convert the 2n binary outputs into n quaternary outputs.
C. Example of form-II of SOP
We can consider two functional operators MIN(A, B) and MAX(A, B) using form-II of SOP where A and B are two quaternary propositions. Let us first implement MIN(A, B) using the process described earlier. The truth table of the function is shown in Table IV.   TABLE IV : TRUTH TABLE OF Now, we consider the cells which contain 1 or 3 as true for min 0 . Similarly, we consider the cells which contain 2 or 3 as true for min 1 . The remaining cells will contain 0. The K-map for min 0 is given in Table V . From the K-map given above, we can write the following expressions: From the K-map we can get the following expression:
Here the only term in (V-34) corresponds to the 2×2 rectangle formed by the 1's, marked by the shaded region. Now, we can combine (V-33) and (V-35) to get the complete function:
Similarly, we can derive MAX 1 (A, B) and MAX 0 (A, B) from Table VII.   TABLE VII : TRUTH TABLE OF QUATERNARY MAX FUNCTION   A   B   0  1  3  2   0  0  1  3  2   1  1  1  3  2   3  3  3  3  3   2  2  2  3  2 Using the same technique described for MIN(A, B) , we can write the following expressions: 
D. Similarity between MIN, MAX and AND, OR operators
In (V-36) and (V-41), if we put any values of A and B except (A,B) = (1,2) or (2,1), then we find that,
where, (A,B) ≠ (1,2), (2,1). Now, (V-42) and (V-43) are true for any finite number of inputs as long as the inputs do not contain both 1 and 2.
In form-I of SOP, each min-term is the AND of several literals (either 0 or 3) and a functional value (any quaternary value). So there is no way both 1 and 2 can be the inputs of an AND gate, thus MIN and AND are equivalent for each min-term. Similarly, only one min-term remains non-zero at a time, so the OR stage may not have both 1 and 2 as inputs together. Therefore, in case of form-I of SOP, AND and OR can be replaced by MIN and MAX functions, respectively. It should be noted that this argument is not valid for form-II of SOP.
There are other examples where MIN(MAX) is equivalent to AND(OR), such as the design of decoder and multiplexer that will be discussed later. This is an important feature because many of the existing quaternary logic schemes have MIN and MAX as operators and these operators have already been realized physically [15] , [14] .
VI. COMPUTATION OF UPPER BOUND OF GATE COUNT AND GATE DEPTH FOR SOP EXPRESSIONS
In this section we will compute the maximum number of gates and gate depth required to evaluate the SOP expressions of form-I or II for any arbitrary function. The following two lemmas are derived to compute the gate count and gate depth of a multi-level AND/OR gate array and will be used in next subsections.
Lemma 3:
If an AND/OR gate may not take more than v inputs, then it is possible to compute the AND/OR of n propositions 
So, the total number of gates is -
After simplification,
The quantity δ is used to account for the unused inputs to the final gate, so that N becomes an integer. Therefore, N can be expressed as -
Although we assumed so far that the δ unused inputs might only exist at the final stage, but it was done only for the sake of simplicity. Even if other stages have unused input capacity, (VI-10) will still hold, given that the total number of such unused inputs does not differ from δ. ■
Lemma 4:
If an AND/OR gate may not take more than v inputs, then it is possible to compute the AND/OR of n propositions within   log n v depth of operators.
Proof:
The proof continues from the proof of lemma 3. If n = v k for any positive integer k, then after each level, the number of propositions to be calculated at the next level is reduced by a factor of v. Now, if gate depth is denoted by d, we get the following
If n = v k+1 , then we have -
The results for n = v k and n = v k+1 can be summarized for gate depth d by the following equation-
Now, if d lies between k and k+1, i.e. v k < n < v k+1 , then we can express n as a polynomial of v as given below -
where { }
and at least two of all a i including a k must be non-zero.
This means the n propositions are grouped in several sub-groups so that the number of propositions in each sub-group is equal to a non-zero term of (VI-14); these sub-groups are processed in parallel. The group having lower number of propositions (corresponding to a lower order term) is processed in fewer stages and the final output is then merged with a larger group. Since there are v -a i ≥ 1 unused inputs at any (i+1)-th level, this single proposition does not increase the number of gate levels associated with that term.
This argument holds for all terms up to the highest order term and it is always possible to calculate the AND of n propositions in (VI-14) to be calculated within k+1 gate levels. Which is also true for n = v k+1 .
Considering the three cases of n = v k , n = v k+1 and v k < n < v k+1 for arbitrary v and k, we conclude that the gate depth d can be
given by the following formula -
A. Computation of upper bound of gate count and gate depth for form-II of SOP
We need the literals X, X , ~X and X to write form-II of SOP for any function, where X is an argument of the function. A literal along with its NOT never appear in the same min-term. So we need at most two of the four propositions involving X as mentioned above. Therefore, we can conclude that if a function consists of n arguments, there may be at most 2n propositions in a single min-term. So if we consider that the maximum number of propositions of a single AND gate is v 1 , we can conclude from lemma 3 and 4 that the maximum number of gates and maximum gate depth for any min-term will be given by -
To calculate the upper bound of gate count and gate depth, we need to consider the worst case for f 1 and f 0 , each of which has the checkerboard formation of 1's and 0's like the one shown in Table VIII . This is definitely the worst case because if we convert any 1 to 0 or any 0 to 1, then either the number of min-terms or number of propositions in a single min-term or both will reduce. If the worst case occurs, half of the entries of the K-map must be 1. There are 2 2n entries in a binary K-map for n quaternary propositions. Therefore, K-map for f 1 or f 0 may have at most 2 2n-1 min-terms. Now, let us take the maximum number of propositions of OR gate to be v 2 , so the maximum depth and maximum number of gates for the OR operation are found to be-
The computation of f 1 and f 0 can be done in parallel and the depths are same for both f 1 and f 0 in the worst case. If the gate depth required to calculate all literals (except X itself) X , ~X and X is given by d 0 and the total depth is given by d, then -
Here 2 is added for the computation of .1 + .2 0 1 F F , the bitswap operation shown here is distributed over the literals and not counted separately.
We need different gates for the computation of f 1 and f 0 in parallel. Therefore, if the number of gates required to calculate all literals except X itself is given by N 0 and the total number of gates is given by N, then - . We can also calculate N 0 as 3n, since each argument has three literals to be calculated apart from X itself. Therefore, the final expression for total number of gates is -
B. Computation of upper bound of gate count and gate depth for form-I of SOP
For form-I of SOP, any min-term that produces a non-zero output is represented with literals consisting of equality operators.
Suppose we have a function with n arguments. So, the truth table of this function has 4 n rows. If the truth table of the function is expressed as a two dimensional map (different from K-map) as shown in Table IX for n = 2, the worst case is observed if no two columns or two rows are identical and the function never gives an output of 3 or 0. In fact, the worst case can be found by filling up the rows and columns randomly with 1 and 2. IX : WORST CASE TRUTH TABLE OF FORM-I OF SOP   A   B   0  1  2  3   0  2  1  2  1   1  1  2  1  2   2  2  1  1  2   3  1  2  2  1 Since there are n inputs and each of them may be equal to 0, 1, 2 or 3; there are at most 4n equality operations in parallel to calculate all these literals. Then, there are 4 n min-terms, each containing n literals and a constant value for that min-term output.
Starting with these literals, each min-term takes N 1 gates spanned in d 1 gate levels as given below-
Here, v 1 is the maximum number of inputs to an AND gate. There are 4 n min-terms calculated in parallel, each taking N 1 number of gates.
The OR of these 4 n min-terms are calculated using N 2 gates and spanned in d 2 gate levels as given below -
Here, v 2 is the maximum number of inputs to an OR gate. The maximum gate depth is calculated as -
C. Comparison between form-I and form-II of SOP
Although the upper bound of N for form-I can be less than that of form-II for large values of n, it should be noted that form-II of SOP can be further minimized using functional operators. Form-I can be generally optimized only by factorizing so that common terms can be computed once for a group of min-terms or can be replaced by functional inverters. On the other hand, form-II expressions are generally subject to different types of optimizations including factorization, substitution by other equivalent yet smaller expressions containing functional inverters, XOR/XNOR. Besides, De Morgan's law and the distributive property of bitswap can also be used to reduce the number of NOT and bitswap operators required to express a function in form-II.
In the following section, we will present an example where XOR/XNOR will be used to significantly reduce a SOP expression of form-II. In form-I, it is difficult to identify the applicability of XOR/XNOR in the expression without indirectly transforming the expression into form-II. This transformation takes place when the min-terms are grouped in two groups for output values of 1 and 2, taking the min-terms for output value of 3 in both groups. Then an attempt is made to establish a relation between the input values and the particular output value for each group, which is best handled by the method used for form-II of SOP.
There are many examples where form-I is less complex than form-II, such as the expressions of decoder and multiplexer (see Section VIII). So, in practice, both form-II and form-I expressions should be formulated to select the better one.
VII. IMPORTANCE OF FUNCTIONAL OPERATORS
In this section, we will explain the importance of functional operators in the proposed algebra. It is already shown in the previous sections that any quaternary function can be algebraically expressed using either of two forms of SOP. Equality and bitswap are two required operators for these SOP expressions. Here, we will show that bitswap is necessary not only for form-II of SOP, but also for the logical synthesis of equality. Then the importance of functional operators will be discussed.
A. Logical synthesis of equality operator
The truth table of E(A,B) can be written in the matrix form as shown in Table X . Thus, we get two equivalent expressions -
Here, instead of using just AND, OR, NOT and bitswap, we used XOR/XNOR operators. In this way functional operators can be used to reduce SOP expressions of form-II, as stated in the previous section.
Since equality operator performs 4-to-2 mapping from input to output values, NOT can be replaced by outward inverter in
[ ]
These expressions of equality in terms of fundamental and functional operators are only for logical synthesis, physical realization of equality not necessarily depends on these relations. In fact, it is possible to express bitswap using equality in form-I of SOP -
B. Necessity of Functional Operators in Quaternary logic
In this sub-section, we discuss the necessity of defining the functional operators as operators instead of having them as ordinary functions.
Referring to Section V, form-I of SOP, which may be preferred over form-II in several occasions, requires equality operator.
Besides, we will show in Section VIII that some very common quaternary combinational logic blocks use equality operators directly.
Form-I and form-II of SOP can be further minimized by using functional inverters. We use the SOP expressions of functional inverters to reduce SOP expressions of both forms.
where A is a literal or product of literals in form-I and II of SOP. The terms in the square brackets are the SOP expressions of the functional inverters. If any SOP expression contains the above terms, the corresponding substitutions can be made to reduce number of gates and gate depth.
Besides, in some quaternary arithmetic circuits like adder [18] and comparator [19] , inward and outward inverters are used. As discussed earlier, it is also possible to implement equality operators using outward inverters.
In many existing variations of quaternary logic, a set of unary operators is defined which is similar to our equality operator, but compare a variable against particular constants. On the other hand, an equality operator compares two variables. In form-I of SOP, we do not need both inputs of equality to be variables and so is the case for many common logic circuits which will be described later. Hence it is often favorable to use the unary versions of equality operator, as expressed in the following equations-
The other two unary operators, E(X,1) and E(X,2), do not offer any benefit over the generic E(X,Y) operator.
Since functional inverters perform 4-to-2 mapping, it is possible to design these operators like binary inverters (e.g. CMOS inverter). Therefore, functional operators may be physically implemented directly; the logical expressions are useful only for algebraic manipulations. This argument also holds for the XOR and equality operators.
VIII. DESIGN OF SOME IMPORTANT COMBINATIONAL QUATERNARY CIRCUITS AND COMPARISON WITH OTHER QUATERNARY LOGIC SYSTEMS
Combinational circuits are the vital elements for any digital system. Our proposed quaternary operators can be employed efficiently to design some common combinational circuits. We have developed a useful way to define these blocks making them analogous to their binary counterparts. 
A. Quaternary Decoder
A quaternary 1-to-4 decoder (Fig. 2a , Table XI ) has one input and four outputs. Only one of the outputs can be equal to 3 at a time, all other outputs remain 0. The outputs are defined by the following equation -
Here 
Where each j V consists of n values.
B. Quaternary Demultiplexer
A 1-to-4 demultiplexer (Fig. 2b , Table XI ) is same as 1-to-4 decoder, but the outputs are AND-ed with data input D. The outputs of the 1-to-4 and n-to-4 n demultiplexers are expressed by the following equations -2, Fig. 3 . A quaternary 4-to-1 multiplexer using a 1-to-4 decoder.
C. Quaternary Multiplexer
A multiplexer can be constructed using a decoder. There are as many data inputs as the outputs of the decoder and each output is AND-ed with a corresponding data input to get a min-term. The OR of all such min-terms give the output of the multiplexer, expressed as a SOP of form-I. If there are n selectors and 4 n data inputs, then the multiplexer output is given by -( ) ( )
For n = 1 (Fig. 3 , Table XI), ( )
D. Comparison of the Proposed Logic with other Quaternary Logic Systems
In this section we present the comparison between the proposed algebra and some other existing variants of quaternary logic.
Here we will make the comparison in terms of gate counts, yet it is to be noted that this merely gives us an impression of the relative design complexity of the proposed algebra. Since in our present work, we do not assume any particular physical gates, the realization is open for a wide variety of technologies being employed for logic synthesis such as electronic, optical, electro-optic, magnetic and spintronic devices. Therefore, gate count is only considered as a relative measure of how easily a logic circuit can be designed.
Khan et al. [7] used quaternary shift gates (QSG) and 2-digit quaternary controlled shift gates (QCSG) or MuthukrishnanStroud (M-S) gates to show the realization of several higher level gates like Feynman gates and Toffoli gates [7] , [23] , [24] .
Using these gates, quaternary decoder, multiplexer and demultiplexer were designed. In the context of quantum logic, qudit means quantum digit.
To implement 2-to-16 decoder with active-1 output, Khan et al. [7] Another design of 2-to-16 decoder circuit with active-1 output was given by Khan et al. [10] , where QSGs and 3-qudit modified M-S gates were used, 16 of each type. Each modified M-S gate individually required 5 of 2-qudit M-S gates and 4
QSGs.
In our proposed design, decoders have active-3 outputs and in case of 2-to-16 decoder, we need 8 equality gates and 16 AND gates. These 8 equality gates can be realized by using 2 bitswap, 2 NOR, 4 XNOR and 6 bitswap AND gates considering the efficient versions of equality operators for different scenarios as per (VII-4), (VII-6) and (VII-7).
For both 16-to-1 multiplexer and 2-to-16 demultiplexer, Khan [7] used 16 of 3-input Toffoli gates in addition to their 2-to-16 decoder circuit proposed in [7] . In [10] and [24] , two possible ways of implementing 3-input Toffoli gates are shown using M-S gates and single qudit quaternary gates.
In our work, 2-to-16 demultiplexer requires the same number of gates as 2-to-16 decoder, the only exception is that each of 16 AND gates at the output lines has 3 inputs instead of 2. For 16-to-1 multiplexer, the arrangement is same as 2-to-16 demultiplexer, with an additional OR gate at the output. This OR gate has 16 inputs; for limited number of input lines, Lemma 3 can be applied to count the actual number of OR gates required in the final stage.
In [10] , 1-to-4 demultiplexer and 4-to-1 multiplexer were designed. Each of them used 4 of 3-input Toffoli gates, 8 M-S gates and 4 QSGs. In our work, we need just 4 equality gates and 4 AND gates to implement the demultiplexer. The multiplexer requires 4 equality gates, 4 AND gates and a single 4-input OR gate.
Datla et al. [15] proposed some circuit blocks to realize a functionally complete quaternary logic algebra, consisting of MIN-MAX, inverter (same as NOT) and four unary literals (unary equivalents of X 0 , X 1 , X 2 , X 3 ). The 4-to-1 multiplexer described in their work is also equivalent to our 4-to-1 multiplexer shown in Fig. 3 (see comments after Eq. V-42 and V-43). The sum-ofminterms (SOM) presented in [15] is equivalent to our SOP of form-I for the same reason.
Since form-II of SOP can be more efficient than form-I in most cases and form-II can be further minimized using various techniques (will be reported in a future work), form-II of SOP is a unique feature in our proposed logic algebra that separates it from other existing logic systems.
IX. CONCLUSION
In this paper, we have presented a novel quaternary algebra. Based on the properties of the operators and theorems, two methods have been proposed to express any quaternary function as sum-of-products (SOP), named as SOP form-I and form-II.
Then we have calculated the theoretical upper limits of gate count and gate depth for each form of SOP. It is observed that there are many cases where form-II is more efficient than form-I which is equivalent to the SOP described in many other quaternary logic systems. We have also designed several important quaternary logic circuits and compared our design with equivalent designs in other variants of quaternary logic. Besides, we have already employed this algebra to design several other important logic circuits like adder, comparator and some elementary sequential circuits [17] - [19] . We are currently working on efficient minimization of the expressions generated by SOP form-II, and also extending the concepts laid out in [18] and [19] . We expect to design quaternary microprocessors and similar large-scale logic devices in the future.
